

8

7

6

5

4

3

2

1

1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.

2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.

3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

REV

ZONE

ECN

DESCRIPTION OF CHANGE

CK APPD
DATE

ENG APPD
DATE

B

265456

PRODUCTION RELEASED

03/11/03

?

PAGE

CONTENTS

1

TITLE PAGE AND CONTENTS

2

SYSTEM BLOCK DIAGRAM

3

POWER BLOCK DIAGRAM

4

PCB NOTES AND HOLES

5

MPC7450 MAXBUS INTERFACE

6

MPC7450 DATA / L3 CACHE INTERFACES/L3 LDO

7

CPU PLL AND CONFIGURATION STRAPS

8

DDR L3 CACHE

9

INTREPID MAXBUS AND BOOT STRAPS

10

INTREPID MEMORY INTERFACE / BOOT ROM

11

DDR MEMORY MUXES

12

200PIN DDR MEMORY SODIMM CONNECTORS

13

INTREPID AGP 4X/PCI

14

INTREPID ENET/FW/UATA/EIDE INTERFACES

15

INTREPID GPIOS/SERIAL/USB INTERFACES/SSCG

16

INTREPID POWER RAILS/1.5V LDO

17

INTREPID DECOUPLING

18

CARDBUS CONTROLLER (PCI1510)

19

MAP17/31 AGP & FRAME BUFFER

20

MAP17/31 LVDS/TMDS/GPIO & GPU VCORE

21

MAP17/31 ANALOG, DVO INTERFACE, GND

PAGE

CONTENTS

22

VIDEO CONNECTORS - INVERTER, DVI, S-VIDEO DUAL-CHANNEL LVDS

23

LMU, LIGHT SENSOR, BOOTBANGER, SLEEP LED SPIDEY - KBD,TPAD,HALL EFFECT,PWR BUTTON

24

INTERNAL CONNECTORS - DVD, CARDSLOT, HARD DRIVE, LEFT USB/BLUETOOTH

25

FAN CONTROLLER, MODEM, SOUND SERIAL DEBUG (JOLLY ROGER, PWR/NMI/RESET)

26

USB 2.0

27

MARVELL GIGABIT ETHERNET PHY

28

FIREWIRE A/B PHY

29

FIREWIRE A/B CONNECTORS, PORT POWER LIMITER

30

PMU (POWER MANAGEMENT UNIT)

31

BATTERY CHARGER AND CONNECTOR

32

12.8V SYSTEM POWER SUPPLY / PMU POWER SUPPLY

33

3.3V / 5V SYSTEM POWER SUPPLIES

34

CPU CORE VOLTAGE POWER SUPPLY

35

1.5V/ 1.8V / 2.5V SYSTEM POWER SUPPLIES

36

SIGNAL CONSTRAINTS (1 OF 3) - DIGITAL/CLK

37

SIGNAL CONSTRAINTS (2 OF 3) - DIGITAL/DIFF

38

SIGNAL CONSTRAINTS (3 OF 3) - POWER NETS

39

FUNCTIONAL TEST POINTS

40

REVISION HISTORY (1 OF 1)

41-42

SIGNAL NAMES

43-44

COMPONENT LOCATIONS

SCHEM,MLB,PG 17"

03/06/2003

BOM OPTIONS	STUFF	NO STUFF
D3_HOT		✓
D3_COLD	✓	
GPU_SS	✓	
GPU_SWITCH	✓	
SERIAL_DEBUG	✓	
VCORE_OFFSET	✓	
1_8V_MAXBUS	✓	
1_5V_MAXBUS		✓
NEC_USB		✓
INTREPID_USB	✓	
BBANG		✓
NO_BBANG	✓	
MAP31		✓
MAP17	✓	
SSCG		✓
NO_SSCG	✓	
5V_HD_LOGIC	✓	
3V_HD_LOGIC		✓
NO_4XVCORE	✓	
4X_VCORE		✓

PART#

QTY

DESCRIPTION

REFERENCE DESIGNATOR(S)

BOM OPTION

051-6442

1

SCHEM,MLB,PB 17

SCH1

820-1502

1

PCBP,MLB,PB 17

PCB1

PART#

QTY

DESCRIPTION

REFERENCE DESIGNATOR(S)

CRITICAL

BOM OPTION

338S0076

1

IC,ASSP,MAP17-464,GRPHCS CTLR

548 BGA U43

CRITICAL

MAP17

338S0094

1

IC,ASSP,MAP31-464,GRPHCS CTLR

548 BGA U43

CRITICAL

MAP31

DIMENSIONS ARE IN MILLIMETERS

XX : _____

X.XX : _____

X.XXX : _____

ANGLES : _____

DO NOT SCALE DRAWING

THIRD ANGLE PROJECTION

METRIC

DRAFTER

ENG APPD

QA APPD

RELEASE

DESIGN CK

MFG APPD

DESIGNER

SCALE

NONE

MATERIAL/FINISH
NOTED AS
APPLICABLE

SIZE
D

Apple Computer Inc.

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

TITLE

SCHEM,MLB,PB 17"

DRAWING NUMBER

051-6442

REV.

B

SHT 1 OF 44

8

7

6


5

4

3

2

1



POWER SYSTEM ARCHITECTURE

The diagram illustrates the power system architecture, showing the flow of power from the AC Adapter and Backup Battery through various regulators and sequencers to the system components.

AC Adapter and Battery Input:

- AC ADAPTER IN (PG 31):** Provides +24V_PBUS and +5V_MAIN.
- BACKUP BATTERY CHARGER INPUT & BOOST OUTPUT (PG 32):** Provides +BATT and +24V_PBUS.
- 3S 3P PRISMATIC CELLS:** Provide +BATT.

Regulators and Sequencers:

- INRUSH LIMITER (PG 30):** Protects the AC adapter input.
- BUCK REGULATOR (LTC1625) (PG 32):** Converts +24V_PBUS to +5V_MAIN.
- MAIN 3V/5V DC/DC (LTC3707) (PG 33 STBYMD):** Converts +5V_MAIN to +3V_5V_OK and +3.3V_MAIN.
- DC/DC (LTC3411) (PG 35):** Converts +3.3V_MAIN to +1.8V_MAIN.
- EXT VCC DC/DC (LTC1778) (PG 20):** Converts +5V_MAIN to GPU_VCORE (+1.35V/+1.2V).
- DC/DC (MAX1717) (PG 34):** Converts +5V_MAIN to CPU_VCORE (+1.4V/+1.5V).
- DC/DC (MAX1715) (PG 35):** Converts +5V_MAIN to +2.5V_MAIN and +1.5V_MAIN.
- MAXBUS SEQUENCING:** Controls the power states of the system.

Timing Diagram:

The timing diagram shows the power states (SHUT-DOWN, RUN, SLEEP, RUN, SHUT-DOWN) and the corresponding signals (SLEEP, DCDC_EN, DCDC_EN_L, +5V_MAIN, +5V_SLEEP, +3V_MAIN, +3V_SLEEP, 3V_5V_OK, +2_5V_MAIN, +2_5V_SLEEP, +1_5V_MAIN, +1_5V_SLEEP, 1_5V_2_5V_OK, 1_5V_2_5V_OK (AT LTC1778 RUN/SS), GPU_VCORE (D3HOT), GPU_VCORE (D3COLD), +1_8V_MAIN) over time. Key timing points include:

- ~11MS for +5V_MAIN to +5V_SLEEP transition.
- ~13.5MS for +3V_MAIN to +3V_SLEEP transition.
- 2.4V - ??? MS for 3V_5V_OK to +2_5V_MAIN transition.
- 2.6 MS for +2_5V_MAIN to +2_5V_SLEEP transition.
- 2.6 MS for +1_5V_MAIN to +1_5V_SLEEP transition.
- ~???MS for GPU_VCORE (D3HOT) to GPU_VCORE (D3COLD) transition.
- 1.9 MS for +1_8V_MAIN to +1_5V_SLEEP transition.

POWER BLOCK DIAGRAM

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SIZE D 051-6442 REV. B

SCALE NONE SHT 3 OF 44



POWER SYSTEM ARCHITECTURE

The diagram illustrates the power management system, including the AC Adapter (PG 31), Backup Battery (PG 32), and various DC/DC converters (PG 30, 32, 33, 34, 35). It shows the power flow to components like the Backlight Inverter, Main DC/DC (MAX1715), EXT VCC DC/DC (LTC1778), and DC/DC (MAX1717). A timing diagram at the bottom shows the sequence of power states (SHUT-DOWN, RUN, SLEEP, RUN, SHUT-DOWN) and the corresponding voltage levels for various rails.

POWER BLOCK DIAGRAM

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SIZE	DRAWING NUMBER	REV.
D	051-6442	B
SCALE	SHT	OF
NONE	3	44

POWER SYSTEM ARCHITECTURE

The diagram illustrates the power system architecture, showing the flow of power from the AC adapter and backup battery through various regulators and inverters to the system components.

Key Components and Signals:

- AC ADAPTER IN (PG 31):** Provides input to the INRUSH LIMITER (PG 30) and the BUCK REGULATOR (LTC1625, PG 32).
- INRUSH LIMITER (PG 30):** Limits inrush current from the AC adapter.
- BUCK REGULATOR (LTC1625, PG 32):** Converts +24V_PBUS to +5V_MAIN. It has a RUN/SS pin and a VCC pin.
- +24V_PBUS:** The main power bus for the system.
- +5V_MAIN:** The primary 5V rail for the system.
- BACKLIGHT INVERTER:** Converts +5V_MAIN to the backlight voltage.
- MAIN DC/DC (MAX1715, PG 35):** Converts +5V_MAIN to +2.5V_MAIN and +1.5V_MAIN. It has a VCC pin, a SHUTDOWN pin, and a SLEEP pin.
- +2.5V_MAIN:** Powers MAP17 DDR CORE, MAP17 DDR I/O, L3 CORE, and DDR POWER.
- +1.5V_MAIN:** Powers INTREPID CORE, AGP I/O, and L3 I/O.
- EXT VCC DC/DC (LTC1778, PG 20):** Converts +5V_MAIN to GPU_VCORE (+1.35V/+1.2V) and CPU_VCORE (+1.4V/+1.5V). It has a VCC pin, a SHUTDOWN pin, and a SLEEP pin.
- GPU_VCORE:** Powers the GPU.
- CPU_VCORE:** Powers the CPU.
- DC/DC (MAX1717, PG 34):** Converts +5V_MAIN to +1.8V_MAIN. It has a VCC pin, a SHUTDOWN pin, and a SLEEP pin.
- +1.8V_MAIN:** Powers the MAXBUS BROADCOM.
- DC/DC (LTC3411, PG 35):** Converts +5V_MAIN to +1.8V_MAIN. It has a VCC pin, a SHUTDOWN pin, and a SLEEP pin.
- MAXBUS BROADCOM:** Powers the MAXBUS.
- DC/DC (LTC3707, PG 33):** Converts +5V_MAIN to +3V_MAIN. It has a VCC pin, a SHUTDOWN pin, and a SLEEP pin.
- +3V_MAIN:** Powers the BATTERY CHARGER (MAX1772, PG 31).
- BATTERY CHARGER (MAX1772, PG 31):** Charges the backup battery.
- BACKUP BATTERY:** Provides power to the system when the AC adapter is not connected.
- CHARGER INPUT & BOOST OUTPUT (PG 32):** Manages the backup battery charging and discharging.
- 3S 3P PRISMATIC CELLS:** The backup battery cells.
- BATTERY VOLTAGE FEED-IN PATH (PG 31):** Provides a feedback path for the battery voltage.
- DCDC_EN, SLEEP, SHDN:** Control signals for the DC/DC converters.
- 1_5V_2_5V_OK, 1_5V_2_5V_OK (MAX1715 OUTPUT), GPU_VCORE (D3HOT), GPU_VCORE (D3COLD), +1_8V_MAIN:** Status and output signals for the power rails.

Timing Diagram:

The timing diagram shows the sequence of power-up and power-down events. The signals shown are:

- SHUT-DOWN
- SLEEP
- SLEEP_L_LS5
- DCDC_EN
- DCDC_EN_L
- +5V_MAIN
- +5V_SLEEP
- +3V_MAIN
- +3V_SLEEP
- 3V_5V_OK
- +2_5V_MAIN
- +2_5V_SLEEP
- +1_5V_MAIN
- +1_5V_SLEEP
- 1_5V_2_5V_OK (MAX1715 OUTPUT)
- 1_5V_2_5V_OK (AT LTC1778 RUN/SS)
- GPU_VCORE (D3HOT)
- GPU_VCORE (D3COLD)
- +1_8V_MAIN

The diagram shows the power-up sequence starting with SHUT-DOWN, followed by SLEEP, SLEEP_L_LS5, DCDC_EN, DCDC_EN_L, +5V_MAIN, +5V_SLEEP, +3V_MAIN, +3V_SLEEP, 3V_5V_OK, +2_5V_MAIN, +2_5V_SLEEP, +1_5V_MAIN, +1_5V_SLEEP, 1_5V_2_5V_OK (MAX1715 OUTPUT), 1_5V_2_5V_OK (AT LTC1778 RUN/SS), GPU_VCORE (D3HOT), GPU_VCORE (D3COLD), and finally +1_8V_MAIN.

POWER BLOCK DIAGRAM

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SIZE D 051-6442 REV. B

SCALE NONE SHT 3 OF 44

PCB SPECS

THICKNESS : 1.2 MM / 0.047 IN
1/2 OZ CU THICKNESS: 0.7 MILS
1.0 OZ CU THICKNESS: 1.4 MILS

IMPEDANCE : 50 OHMS +/- 10%
DIELECTRIC: FR-4
LAYER COUNT: 12
SIGNAL TRACE WIDTH: 4 MILS
SIGNAL TRACE SPACING: 4 MILS
PREPREG THICKNESS: 2-3 MILS

SEE PCB CAD FILES FOR MORE SPECIFIC INFO.


BOARD STACK-UP AND CONSTRUCTION

20R10 TH VIA OR VIA IN PAD

1	SIGNAL (1/3 OZ + COPPER PLATING)	
2	PREPREG (3MIL)	GROUND (1/2 OZ)
3	LAMINATE (4MIL)	SIGNAL (1/2 OZ)
4	PREPREG (3MIL)	SIGNAL (1/2 OZ)
5	LAMINATE (4MIL)	GROUND (1/2 OZ)
6	PREPREG (2MIL)	CUT POWER PLANE(1 OZ)
7	LAMINATE (3MIL)	CUT POWER PLANE(1 OZ)
8	PREPREG (2MIL)	GROUND (1/2 OZ)
9	LAMINATE (4MIL)	SIGNAL (1/2 OZ)
10	PREPREG (3MIL)	SIGNAL (1/2 OZ)
11	LAMINATE (4MIL)	GROUND (1/2 OZ)
12	PREPREG (3MIL)	SIGNAL (1/3 OZ + COPPER PLATING)


BOARD HOLES

ASICS HEATSINK MOUNTS




CHASSIS MOUNTS


I/O AREA




INVERTER




SPEAKER CLIPS



CONDUCTIVE MOUNTS



GROUND VIAS



BOARD INFORMATION


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6442	B
SCALE	SHT	OF
NONE	4	44



MPC7450 MAXBUS

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




APPLE COMPUTER INC.

SIZE D DRAWING NUMBER 051-6442 REV. B

SCALE NONE SHT 5 OF 44





SEL = LOW; HOST = B PORT; A PORT = 100OHM TO GND
SEL = HIGH; HOST = A PORT; B PORT = 100OHM TO GND
MEM_MUXSEL_H<0> AND MEM_MUXSEL_L<0> ARE ACTIVE LOW
MEM_MUXSEL_H<1> AND MEM_MUXSEL_L<1> ARE ACTIVE HIGH

ADDED 0 OHM RESISTORS IN CASE POLARITY IS WRONG

16BIT 2:1 DDR MUXES

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6442	B
SCALE	SHT	OF
NONE	11	44



STANDARD
SLOT "A"
FACTORY SLOT

REVERSED
SLOT "B"
CUSTOMER SLOT

DDR VREF
ONE 0.1UF PER SLOT

DDR BYPASS CAPS
SLOT "A"

FOR RETURN CURRENT

DDR SODIMM CONNS


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6442	B
SCALE	SHT	OF
NONE	12	44



INTREPID AGP/PCI

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.


SIZE	DRAWING NUMBER	REV.
D	051-6442	B
SCALE	SHT	OF
NONE	13	44






USB PORT ASSIGNMENTS


PORT A - RIGHT USB 1




PORT B - UNUSED




PORT C - LEFT USB






PORT D - UNUSED



PORT E - BLUETOOTH



PORT F - MODEM



HWPLL TESTMUXSEL	SIGNAL NAME
5	MOD_BITCLK_B_H
4	MOD_CLKOUT_B_H
3	MOD_DTO_B_H
2	MOD_SYNC_B_H
1	MOD_DTI_B_H
0	JTG_TDO_H

INT - USB/GPIOS/I2S

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


SIZE	D	DRAWING NUMBER	051-6442	REV.	B
SCALE	NONE	SHT	15	OF	44

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
116S1104	1	RES,METAL FILM,10 K OHM,5,1/16W,0402,SM	R68	NO_SSCG



1.5V LDO GENERATOR

THIS LDO WAS ADDED IN CASE INTREPID CORE DOES NOT RUN AT 1.5V



Intrepid Power

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-6442	REV. B
	SCALE NONE	SHT 16	OF 44



Intrepid Decoupling


NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6442	B
	SCALE	SHT OF	
	NONE	17 44	




PCI1510 PULL-UPS

THIS PROPERLY SHUTS DOWN
CARDBUS POWER FOR PSUEDO-D3COLD

MAKE SURE VCC AND VPP ARE WIDE PLANE/TRACES
TO MINIMIZE INDUCTANCE!

PC CARD/CARDBUS CONNECTOR



CARDBUS

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART





APPLE COMPUTER INC.

SIZE D DRAWING NUMBER 051-6442 REV. B

SCALE NONE SHT 18 OF 44







MAP17 ANALOG DAC/BOOT STRAPS

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6442	B
SCALE	SHT	OF
NONE	21	44



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
341S1194	1	IC, LMU, P84	U36	CRITICAL	?

BOOT BANGER E2PROM

SLEEP LED

SPIDEY FLEX

KEYBOARD PULLUPS

KB LED DRIVER

LMU PULL-DOWNS

LMU/BOOTBANGER/SPIDEY

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING



I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6442	B
SCALE	SHT		OF
	NONE		23 44

SIZE	DRAWING NUMBER	REV.
D	051-6442	B
SCALE	SHT	OF
NONE	24	44



IOCHRDY - UATA100 REQUIRES PULL-UP TO 3.3V



SOUND BOARD (TUBA)

AUDIO - SNAPPER
SND - INTREPID

MODEM

FAN INTERFACE

SERIAL DEBUG INTERFACE

DEBUG POWER BUTTON

DEBUG JUMPERS

FAN CONTROLLER

FAN/MODEM/SOUND/SLEEP LED/DEBUG


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	D	DRAWING NUMBER	051-6442	REV.	B
SCALE	NONE	SHT	25	OF	44



USB 2.0

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.

SCALE: NONE

DRAWING NUMBER: 051-6442

SHT: 26 OF 44

REV. B



Ethernet routing priority:
1. Decoupling caps
2. TX SERIES TERMINATION - LOCATE NEAR LINK
3. RX SERIES TERMINATION - LOCATE NEAR PHY

All differential signals should be close, parallel, matched lengths, with minimum via count, and short if possible

Must maintain 50-ohms trace impedance on all MDI pairs and all RJ45 pairs

Sandwich each RJ54 pair between chassis grounds

PLACE ALL SERIES RES CLOSE TO PHY

$$VOUT = 0.8V * (1 + R2EQV/R1)$$
$$R2EQV = R2A || R2B$$

PLACE CAPS (IN ORDER) ON PINS 1, 6, 10/15, 57/62, 67/71, 85

PLACE CAPS (IN ORDER) ON PINS 5, 21/26, 48/52, 66/72, 88, 96

PLACE CAPS (IN ORDER) ON PINS 32/35, 36/40, 45 & 78

PLACE CAPS AT TRANSFORMER PINS 1, 4, 7 & 10

PLACES PHY IN "COMA" MODE WHEN ASLEEP ON BATTERY (SAVES POWER)

MARVELL 88E1111

10/100/1000 ETHERNET

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

CONFIG DEFINITIONS	
PIN	BIT[2:0]
VDDO	111
LED_LINK10	110
LED_LINK100	101
LED_LINK1000	100
LED_DUPLEX	011
LED_RX	010
LED_TX	001
VSS	000

CONFIG INPUTS			
PIN	BIT[2]	BIT[1]	BIT[0]
CONFIG<0>	PHYADR[2]	PHYADR[1]	PHYADR[0]
CONFIG<1>	ENA_PAUSE	PHYADR[4]	PHYADR[3]
CONFIG<2>	ANEG[3]	ANEG[2]	ANEG[1]
CONFIG<3>	ANEG[0]	ENA_XC	DIS_125
CONFIG<4>	MODE[2]	MODE[1]	MODE[0]
CONFIG<5>	DIS_FC	DIS_SLEEP	MODE[3]
CONFIG<6>	SEL_BDT	INT_POL	75/50 OHM

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
197S0703	197S0603		Y3	

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6442	B
SCALE	SHT		OF
	NONE		27 44



DSX STRAP OPTIONS

0 -> BILINGUAL PORT
1 -> A-ONLY PORT

PLACE NEAR PHY

PLACE NEAR PHY

FIREWIRE

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.



SIZE	DRAWING NUMBER	REV.
D	051-6442	B
SCALE	SHT	OF
NONE	28	44

PORT POWER SWITCH



ENABLES PORT POWER WHEN MACHINE IS
RUNNING OR WHEN ASLEEP ON AC

STATE	PMU_POWER_UP_L	POWER_UP	DCDC_EN	AC_IN	LTC4210_ON
SHUTDOWN (AC)	1	0	0	1	OFF
SLEEP (AC)	1	0	1	1	ON
RUN (AC)	0	1	1	1	ON
SHUTDOWN (BATT)	1	0	0	0	OFF
SLEEP (BATT)	1	0	1	0	OFF
RUN (BATT)	0	1	1	0	ON
	2.99V	+3V_PMU	+4_6V_BU	+3V_PMU	



AREF NEEDS TO BE ISOLATED FROM
ALL LOCAL GROUNDS PER 1394B SPEC
SO WHEN A BILINGUAL DEVICE
IS PLUGGED TO BETA-ONLY DEVICE,
THERE'S NO DC PATH BETWEEN
THEM (TO AVOID GROUND OFFSET ISSUE)

BREF SHOULD BE HARD CONNECTED TO
LOGIC GROUND FOR SPEED SIGNALING
AND CONNECTION DETECTION CURRENTS
PER 1394B V1.33

FIREWIRE PORTS


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



UNDERVOLTAGE RESET CIRCUIT




PMU KEYBOARD RESET CIRCUIT



Q11 ADAPTER DETECTION SCHEME

CASE	ADAPTER	PIN VOLT	ID VOLT RANGE	SYSTEM STATUS
1	Q11 (65W)	2.007V-2.066V	1.65V-2.31V	RECOGNIZES AS Q11 FULL FUNCTIONS
2	A29 (45W)	2.558V-2.661V	2.31V-2.97V	RECOGNIZES AS A29 LIMITED FUNCTIONS
3	AIRLINE	0.589V-0.663V	0.33V-0.99V	FULL FUNCTIONS NO BATTERY CHARGING
4	HOOPER	3.19V-3.28V	2.97V-3.30V	RECOGNIZES AS HOOPER LIMITED FUNCTIONS

A29 DETECT CIRCUIT



PMU

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.


SIZE	D	DRAWING NUMBER	051-6442	REV.	B
SCALE	NONE	SHT	30	OF	44

DC POWER INPUT

(POWER JACK, ETC. ON SEPARATE BOARD)

CRITICAL


J19
87438-0833
M-RT-SM



DC INRUSH LIMITER


PLACE U24 NEXT TO R382

U24 SENSE VOLTAGE DROP ACROSS R382



1MSEC INTEGRATION TIME

BATTERY SWITCH-OVER CIRCUIT



GREATER THAN 13.5V DETECT


SWITCHER VOLTAGE CONTROL

PMU SELECTS BETWEEN TWO VOLTAGES

SWITCHER CURRENT CONTROL

CHARGE DISABLED BY PMU OR INPUT VOLTAGE <18V

CHARGE THROTTLED BY LOW BATTERY VOLTAGE



$$V_{BATT} = CELLS \times (4.096 + (0.4096 \times \frac{V_{VCTL}}{V_{REFIN}}))$$

For 4.15V cells, VCTL = 0.123 REFIN


For 4.20V cells, VCTL = 0.245 REFIN

$$I_{CHG} = (0.2048/R_{62}) \times (\frac{V_{ICTL}}{V_{REFIN}})$$

BATTERY CONNECTOR

CRITICAL

J25
87438-0833
M-RT-SM



BATTERY CHARGER

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6442	B
SCALE	SHT	OF
NONE	31	44



BACKUP BATTERY / USB CONNECTOR

PMU SUPPLY

12.8V REGULATOR

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




APPLE COMPUTER INC.


SIZE D DRAWING NUMBER 051-6442 REV. B

SCALE NONE SHT 32 OF 44

1.5V/2.5V SWITCHER



1.8V SWITCHER



1.5V/1.8V/2.5V SUPPLIES

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SIZE D	DRAWING NUMBER 051-6442	REV. B
SCALE NONE	SHT 35	44



APPLE COMPUTER INC.

8										7										6										5										4										3										2										1																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																															
DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS										DIGITAL SIGNALS									

GROUP	SIG_NAME	VOLTAGE	MIN_LINE_WIDTH	MIN_NECK_WIDTH
LTC1625 14V SWITCHER	1625_VIN	VOLTAGE=24V	MIN_LINE_WIDTH=10	
	1625_VSW	VOLTAGE=12.8V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	1625_EXTVCC	VOLTAGE=5V	MIN_LINE_WIDTH=10	
	1625_INTVCC	VOLTAGE=5V	MIN_LINE_WIDTH=10	
	1625_SGND	VOLTAGE=0V	MIN_LINE_WIDTH=10	
	1V20_REF	VOLTAGE=1.2V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10
LTC3707 5V SWITCHER	3707_INTVCC	VOLTAGE=5V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10
	5V_SW	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	5V_RSNS	VOLTAGE=5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
3V SWITCHER	3V_SW	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	3V_RSNS	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	3707_SGND	VOLTAGE=0V	MIN_LINE_WIDTH=10	
MAX1715 2.5V SWITCHER	2_5V_LX	VOLTAGE=2.5V	MIN_LINE_WIDTH=50	MIN_NECK_WIDTH=10
	2_5V_BST	VOLTAGE=5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10
	2_5V_BOOST	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10	
	2_5V_DH	VOLTAGE=2.5V	MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10
	2_5V_DL	VOLTAGE=2.5V	MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10
1.5V SWITCHER	1_5V_FB	VOLTAGE=1.5V	MIN_LINE_WIDTH=8	
	1_5V_LX	VOLTAGE=1.5V	MIN_LINE_WIDTH=50	MIN_NECK_WIDTH=10
	1_5V_BST	VOLTAGE=5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10
	1_5V_BOOST	VOLTAGE=5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10
	1_5V_DH	VOLTAGE=1.5V	MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10
	1_5V_DL	VOLTAGE=1.5V	MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10
CONTROL	1_5V_ILIM	MIN_LINE_WIDTH=8		
	2_5V_ILIM	MIN_LINE_WIDTH=8		
	MAX1715_TON	MIN_LINE_WIDTH=8		
	MAX1715_SKIP	MIN_LINE_WIDTH=8		
	MAX1715_REF	VOLTAGE=2.0V	MIN_LINE_WIDTH=8	
	MAX1715_VCC	VOLTAGE=5V	MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10
	MAX1715_GND	VOLTAGE=0V	MIN_LINE_WIDTH=30	MIN_NECK_WIDTH=10
MAX1717	VCORE_VCC	VOLTAGE=5V	MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10
	VCORE_LX	VOLTAGE=1.4V	MIN_LINE_WIDTH=200	MIN_NECK_WIDTH=10
	VCORE_DH		MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10
	VCORE_DL		MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10
	VCORE_BOOST	VOLTAGE=5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10
	VCORE_BST	VOLTAGE=5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10
	VCORE_ILIM		MIN_LINE_WIDTH=8	
	VCORE_REF		MIN_LINE_WIDTH=8	
	VCORE_TON	VOLTAGE=5V	MIN_LINE_WIDTH=8	
	VCORE_CC		MIN_LINE_WIDTH=8	
	VCORE_FB	VOLTAGE=1.4V	MIN_LINE_WIDTH=8	
	VCORE_TIME		MIN_LINE_WIDTH=8	
	VCORE_VGATE		MIN_LINE_WIDTH=8	
	VCORE_GND		MIN_LINE_WIDTH=30	
	VCORE_GNDSNS	VOLTAGE=0V	MIN_LINE_WIDTH=8	
VCORE_SNS	VOLTAGE=1.4V	MIN_LINE_WIDTH=8		
VCORE_GNDDIV	VOLTAGE=0V	MIN_LINE_WIDTH=8		
LTC1778	1778_VIN	VOLTAGE=14V	MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10
	1778_VCC	VOLTAGE=5V	MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10
	1778_GND	VOLTAGE=0V	MIN_LINE_WIDTH=30	MIN_NECK_WIDTH=10
	1778_BST	VOLTAGE=5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10
	1778_BST_RC	VOLTAGE=5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10
	1778_TG		MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10
	1778_BG		MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10
	GPU_VCORE_SW	VOLTAGE=1.2V	MIN_LINE_WIDTH=50	MIN_NECK_WIDTH=10
	1778_I0N		MIN_LINE_WIDTH=8	
	1778_I1H		MIN_LINE_WIDTH=8	
	1778_I1H_RC		MIN_LINE_WIDTH=8	
	1_5V_2_5V_OK		MIN_LINE_WIDTH=8	
	1778_VFB		MIN_LINE_WIDTH=8	
	1778_FCB		MIN_LINE_WIDTH=8	
	1778_VRNG		MIN_LINE_WIDTH=8	
LTC3411	LTC3411_VCC	VOLTAGE=3.3V	MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10
	LTC3411_GND	VOLTAGE=0V	MIN_LINE_WIDTH=30	MIN_NECK_WIDTH=10
	1_8V_SW	VOLTAGE=1.8V	MIN_LINE_WIDTH=30	MIN_NECK_WIDTH=10
	1_8V_VFB		MIN_LINE_WIDTH=8	
	LTC3411_I1H_RC		MIN_LINE_WIDTH=8	
	LTC3411_I1H		MIN_LINE_WIDTH=8	
	LTC3411_SYNC		MIN_LINE_WIDTH=8	
LTC3411_SHDN		MIN_LINE_WIDTH=8		
LTC1962 INT PLLS	LTC1962_INT_VIN		MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10
	LTC1962_L3_VIN		MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10
	LTC1962_L3_VOUT		MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10
	LTC1962_LV5_VIN		MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10
	LTC1962_LV5_VOUT		MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10



8		7		6		5		4		3		2		1	
FUNCTIONAL TEST POINTS															
D	FUNC_TEST=YES JTAG_ASIC_TMS 14 27	FUNC_TEST=YES TMD5_CONN_CLKP 22 37	FUNC_TEST=YES TV_C 22	FUNC_TEST=TRUE PCI_AD<7> 10 13 18 24 26 37	FUNC_TEST=YES PCI_PAR 13 18 24 26 37	FUNC_TEST=YES EIDE_OPTICAL_CS0_L 24 37	FUNC_TEST=TRUE KBD_X<9> 23 30								
	FUNC_TEST=YES JTAG_ASIC_TDI 14	FUNC_TEST=YES VGA_R 22	FUNC_TEST=YES TV_Y 22	FUNC_TEST=TRUE PCI_AD<8> 10 13 18 24 26 37	FUNC_TEST=TRUE PCI_CBE<0> 13 18 24 26 37	FUNC_TEST=YES EIDE_OPTICAL_CS1_L 24 37	FUNC_TEST=TRUE KBD_Y<0> 23 30								
	FUNC_TEST=YES JTAG_ASIC_TDO_TP 27	FUNC_TEST=YES VGA_G 22	FUNC_TEST=YES TV_COME 22	FUNC_TEST=TRUE PCI_AD<9> 10 13 18 24 26 37	FUNC_TEST=TRUE PCI_CBE<1> 13 18 24 26 37	FUNC_TEST=YES EIDE_OPTICAL_RST_L 24 37	FUNC_TEST=TRUE KBD_Y<1> 23 30	FUNC_TEST=TRUE FW_TPOIP 29 37							
	FUNC_TEST=YES JTAG_ASIC_TCK 14 27	FUNC_TEST=YES VGA_B 22	FUNC_TEST=YES SND_TO_AUDIO 15 25	FUNC_TEST=TRUE PCI_AD<10> 10 13 18 24 26 37	FUNC_TEST=TRUE PCI_CBE<2> 13 18 24 26 37	FUNC_TEST=YES EIDE_OPTICAL_WR_L 24 37	FUNC_TEST=TRUE KBD_Y<2> 23 30	FUNC_TEST=TRUE FW_TPOIN 29 37							
	FUNC_TEST=YES JTAG_ASIC_TRST_L 14 27	FUNC_TEST=YES VGA_VSYNC 21 22	FUNC_TEST=YES SND_SYNC 15 25	FUNC_TEST=TRUE PCI_AD<11> 10 13 18 24 26 37	FUNC_TEST=TRUE PCI_CBE<3> 13 18 24 26 37	FUNC_TEST=YES EIDE_OPTICAL_IOCHRDY 24 37	FUNC_TEST=TRUE KBD_Y<3> 23 30	FUNC_TEST=TRUE FW_TPIIP 29 37							
	FUNC_TEST=YES CPU_CHKSTP_OUT_L 5	FUNC_TEST=YES VGA_HSYNC 21 22	FUNC_TEST=YES SND_CLKOUT 15 25 36	FUNC_TEST=TRUE PCI_AD<12> 10 13 18 24 26 37	FUNC_TEST=YES AIRPORT_PCI_REQ_L 13 24	FUNC_TEST=YES EIDE_OPTICAL_INT 24 37	FUNC_TEST=TRUE KBD_Y<4> 23 30	FUNC_TEST=TRUE FW_TPIIN 29 37							
	FUNC_TEST=YES CPU_SRESET_L 5	FUNC_TEST=YES DVI_DDC_CLK_UP 22	FUNC_TEST=YES SND_HP_MUTE_L 15 25	FUNC_TEST=TRUE PCI_AD<13> 10 13 18 24 26 37	FUNC_TEST=YES AIRPORT_PCI_GNT_L 13 24	FUNC_TEST=YES TPAD_F_TXD 23	FUNC_TEST=TRUE KBD_Y<5> 23 30	FUNC_TEST=TRUE CHARGE_LED_L 30 31							
	FUNC_TEST=YES CPU_HRESET_L 5 7 23	FUNC_TEST=YES DVI_DDC_DATA_UP 22	FUNC_TEST=YES SND_AMP_MUTE_L 15 25	FUNC_TEST=TRUE PCI_AD<14> 10 13 18 24 26 37	FUNC_TEST=YES AIRPORT_PCI_INT_L 15 24	FUNC_TEST=YES TPAD_F_RXD 23	FUNC_TEST=TRUE KBD_Y<6> 23 30	FUNC_TEST=TRUE ADAPTER_DET 30 31							
	FUNC_TEST=YES JTAG_CPU_TMS 5 23	FUNC_TEST=YES DVI_HPD_UP 22	FUNC_TEST=YES INT_AUDIO_TO_SND 15 25	FUNC_TEST=TRUE PCI_AD<15> 10 13 18 24 26 37	FUNC_TEST=TRUE EIDE_OPTICAL_DATA<0> 24 37	FUNC_TEST=TRUE LID_CLOSED_L 23	FUNC_TEST=TRUE KBD_Y<7> 23 30	FUNC_TEST=TRUE SUTRO_ALS_GAIN_SW 23 24							
	FUNC_TEST=YES JTAG_CPU_TDI 5 23	FUNC_TEST=YES LVDS_L0N 20 22 37	FUNC_TEST=YES SND_SCLK 15 25 36	FUNC_TEST=TRUE PCI_AD<16> 10 13 18 24 26 37	FUNC_TEST=TRUE EIDE_OPTICAL_DATA<1> 24 37	FUNC_TEST=YES COMM_RESET_L 15 25	FUNC_TEST=TRUE KBD_NUMLOCK_LED 23	FUNC_TEST=TRUE SUTRO_ALS_OUT 23 24							
C	FUNC_TEST=YES JTAG_CPU_TDO_TP 5	FUNC_TEST=YES LVDS_L0P 20 22 37	FUNC_TEST=YES SND_HW_RESET_L 15 25	FUNC_TEST=TRUE PCI_AD<17> 10 13 18 24 26 37	FUNC_TEST=TRUE EIDE_OPTICAL_DATA<2> 24 37	FUNC_TEST=YES COMM_SHUTDOWN 15 25	FUNC_TEST=TRUE +BATT_POS 31 38	FUNC_TEST=TRUE KBD_LED1_OUT 23 38							
	FUNC_TEST=YES JTAG_CPU_TCK 5 23	FUNC_TEST=YES LVDS_L1N 20 22 37	FUNC_TEST=YES SND_HP_SENSE_L 15 25	FUNC_TEST=TRUE PCI_AD<18> 10 13 18 24 26 37	FUNC_TEST=TRUE EIDE_OPTICAL_DATA<3> 24 37	FUNC_TEST=YES COMM_RING_DET_L 15 25 30	FUNC_TEST=TRUE BATT_CLK 31	FUNC_TEST=TRUE KBD_LED2_OUT 23 38							
	FUNC_TEST=YES JTAG_CPU_TRST_L 5 23	FUNC_TEST=YES LVDS_L1P 20 22 37	FUNC_TEST=YES SND_L1N_SENSE_L 15 25	FUNC_TEST=TRUE PCI_AD<19> 10 13 18 24 26 37	FUNC_TEST=TRUE EIDE_OPTICAL_DATA<4> 24 37	FUNC_TEST=YES KBD_ID 23 30	FUNC_TEST=TRUE BATT_DATA 31	FUNC_TEST=TRUE COMM_TXD_L 15 25							
	FUNC_TEST=YES JTAG_L3_TMS 8	FUNC_TEST=YES LVDS_L2N 20 22 37	FUNC_TEST=YES INT_I2C_DATA2 15 25	FUNC_TEST=TRUE PCI_AD<20> 10 13 18 24 26 37	FUNC_TEST=TRUE EIDE_OPTICAL_DATA<5> 24 37	FUNC_TEST=YES +5V_TPAD_SLEEP 23 38	FUNC_TEST=TRUE BATT_NEG 31 38	FUNC_TEST=TRUE COMM_TRXC 15 25							
	FUNC_TEST=YES JTAG_L3_TDI_TP 8	FUNC_TEST=YES LVDS_L2P 20 22 37	FUNC_TEST=YES INT_I2C_CLK2 15 25	FUNC_TEST=TRUE PCI_AD<21> 13 18 24 26 37	FUNC_TEST=TRUE EIDE_OPTICAL_DATA<6> 24 37	FUNC_TEST=YES +3V_HALL_EFFECT 23 38	FUNC_TEST=TRUE PMU_BATT_DET_L 30 31	FUNC_TEST=TRUE COMM_GPIO_L 15 25							
	FUNC_TEST=YES JTAG_L3_TDO_TP 8	FUNC_TEST=YES CLKLVDS_LN 20 22 37	FUNC_TEST=YES USB_D1M 15 26	FUNC_TEST=TRUE PCI_AD<22> 13 18 24 26 37	FUNC_TEST=TRUE EIDE_OPTICAL_DATA<7> 24 37	FUNC_TEST=YES KBD_CAPSLOCK_LED 23	FUNC_TEST=TRUE FAN1_GND 25 38	FUNC_TEST=TRUE COMM_DTR_L 15 25							
	FUNC_TEST=YES JTAG_L3_TCK 8	FUNC_TEST=YES CLKLVDS_LP 20 22 37	FUNC_TEST=YES USB_D1P 15 26	FUNC_TEST=TRUE PCI_AD<23> 13 18 24 26 37	FUNC_TEST=TRUE EIDE_OPTICAL_DATA<8> 24 37	FUNC_TEST=TRUE KBD_FUNCTION_L 23 30	FUNC_TEST=TRUE FAN1_TACH 25	FUNC_TEST=TRUE COMM_RTS_L 15 25							
	FUNC_TEST=YES INT_I2C_CLK0 12 14 23	FUNC_TEST=YES LVDS_U0N 20 22 37	NO LONGER NEEDED BY TEST GROUP		FUNC_TEST=TRUE PCI_AD<24> 10 13 18 24 26 37	FUNC_TEST=TRUE EIDE_OPTICAL_DATA<9> 24 37	FUNC_TEST=YES KBD_CONTROL_L 23 30	FUNC_TEST=TRUE FAN2_GND 25 38							
	FUNC_TEST=YES INT_I2C_DATA0 12 14 23	FUNC_TEST=YES LVDS_U0P 20 22 37	FUNC_TEST=YES USB_D2P 15 26	FUNC_TEST=TRUE PCI_AD<25> 10 13 18 24 26 37	FUNC_TEST=TRUE EIDE_OPTICAL_DATA<10> 24 37	FUNC_TEST=TRUE KBD_COMMAND_L 23 30	FUNC_TEST=TRUE RJ45_DP<0> 27 37	FUNC_TEST=TRUE PWR_BUTTON_L 23 25							
	FUNC_TEST=YES INT_I2C_CLK1 14 15 25	FUNC_TEST=YES LVDS_U1N 20 22 37	FUNC_TEST=YES BT_USB_DM 15 24 37	FUNC_TEST=TRUE PCI_AD<26> 10 13 18 24 26 37	FUNC_TEST=TRUE EIDE_OPTICAL_DATA<11> 24 37	FUNC_TEST=TRUE KBD_OPTION_L 23 30	FUNC_TEST=TRUE RJ45_DN<0> 27 37	FUNC_TEST=TRUE +PBUS 38							
B	FUNC_TEST=YES INT_I2C_DATA1 14 15 25	FUNC_TEST=YES LVDS_U1P 20 22 37	FUNC_TEST=YES BT_USB_DP 15 24 37	FUNC_TEST=TRUE PCI_AD<27> 10 13 18 24 26 37	FUNC_TEST=TRUE EIDE_OPTICAL_DATA<12> 24 37	FUNC_TEST=TRUE KBD_SHIFT_L 23 30	FUNC_TEST=TRUE RJ45_DN<1> 27 37								
	FUNC_TEST=YES CBUS_DET_1_L 18	FUNC_TEST=YES LVDS_U2N 20 22 37	FUNC_TEST=YES MODEM_USB_DM 15 25 37	FUNC_TEST=TRUE PCI_AD<28> 10 13 18 24 26 37	FUNC_TEST=TRUE EIDE_OPTICAL_DATA<13> 24 37	FUNC_TEST=TRUE KBD_X<0> 23 30	FUNC_TEST=TRUE RJ45_DP<1> 27 37	FUNC_TEST=TRUE GPU_VCORE 20 38							
	FUNC_TEST=YES CBUS_DET_2_L 18	FUNC_TEST=YES LVDS_U2P 20 22 37	FUNC_TEST=YES MODEM_USB_DP 15 25 37	FUNC_TEST=TRUE PCI_AD<29> 10 13 18 24 26 37	FUNC_TEST=TRUE EIDE_OPTICAL_DATA<14> 24 37	FUNC_TEST=TRUE KBD_X<1> 23 30	FUNC_TEST=TRUE RJ45_DN<1> 27 37	FUNC_TEST=TRUE CPU_VCORE_SLEEP 5 34 38							
	FUNC_TEST=TRUE TMD5_DN<0> 20 21 22 37	FUNC_TEST=TRUE CLKLVDS_UN 20 22 37	FUNC_TEST=TRUE PCI_AD<0> 10 13 18 24 26 37	FUNC_TEST=TRUE PCI_AD<10> 10 13 18 24 26 37	FUNC_TEST=TRUE EIDE_OPTICAL_DATA<15> 24 37	FUNC_TEST=TRUE KBD_X<2> 23 30	FUNC_TEST=TRUE RJ45_DP<2> 27 37	FUNC_TEST=TRUE VCORE_FB 34 38							
	FUNC_TEST=TRUE TMD5_DP<0> 20 21 22 37	FUNC_TEST=TRUE CLKLVDS_UP 20 22 37	FUNC_TEST=TRUE PCI_AD<1> 10 13 18 24 26 37	FUNC_TEST=TRUE PCI_AD<31> 10 13 18 24 26 37	FUNC_TEST=TRUE EIDE_OPTICAL_DMA_RQ 24 36 24 37	FUNC_TEST=TRUE KBD_X<3> 23 30	FUNC_TEST=TRUE RJ45_DN<2> 27 37	FUNC_TEST=TRUE +1_8V_MAIN 38							
	FUNC_TEST=TRUE TMD5_DN<1> 20 21 22 37	FUNC_TEST=TRUE LVDS_DDC_CLK 20 22	FUNC_TEST=TRUE PCI_AD<2> 10 13 18 24 26 37	FUNC_TEST=TRUE PCI_FRAME_L 13 18 24 26 37	FUNC_TEST=TRUE EIDE_OPTICAL_RD_L 24 36 24 37	FUNC_TEST=TRUE KBD_X<4> 23 30	FUNC_TEST=TRUE RJ45_DP<3> 27 37	FUNC_TEST=TRUE +3V_PMU 38							
	FUNC_TEST=TRUE TMD5_DP<1> 20 21 22 37	FUNC_TEST=TRUE LVDS_DDC_DATA 20 22	FUNC_TEST=TRUE PCI_AD<3> 10 13 18 24 26 37	FUNC_TEST=TRUE PCI_TRDY_L 13 18 24 26 37	FUNC_TEST=TRUE EIDE_OPTICAL_DMAACK_L 24 36 24 37	FUNC_TEST=TRUE KBD_X<5> 23 30	FUNC_TEST=TRUE RJ45_DN<3> 27 37	FUNC_TEST=TRUE +5V_DDC_SLEEP 22 38							
	FUNC_TEST=TRUE TMD5_DN<2> 20 21 22 37	FUNC_TEST=TRUE BRIGHT_PWM 22	FUNC_TEST=TRUE PCI_AD<4> 10 13 18 24 26 37	FUNC_TEST=TRUE PCI_TRDY_L 13 18 24 26 37	FUNC_TEST=TRUE EIDE_OPTICAL_ADDR<0> 24 37	FUNC_TEST=TRUE KBD_X<6> 23 30	FUNC_TEST=TRUE RJ45_DP<4> 27 37	FUNC_TEST=TRUE +12_8V_INV 22 38							
	FUNC_TEST=TRUE TMD5_DP<2> 20 21 22 37	FUNC_TEST=TRUE TV_GND1 22 38	FUNC_TEST=TRUE PCI_AD<5> 10 13 18 24 26 37	FUNC_TEST=TRUE PCI_DEVSEL_L 13 18 24 26 37	FUNC_TEST=TRUE EIDE_OPTICAL_ADDR<1> 24 37	FUNC_TEST=TRUE KBD_X<7> 23 30	FUNC_TEST=TRUE FW_TPOOR 29 38								
	FUNC_TEST=YES TMD5_CONN_CLKN 22 37	FUNC_TEST=TRUE TV_GND2 22 38	FUNC_TEST=TRUE PCI_AD<6> 10 13 18 24 26 37	FUNC_TEST=TRUE PCI_STOP_L 13 18 24 26 37	FUNC_TEST=TRUE EIDE_OPTICAL_ADDR<2> 24 37	FUNC_TEST=TRUE KBD_X<8> 23 30									
NOTICE OF PROPRIETARY PROPERTY THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING I TO MAINTAIN THE DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART															
APPLE COMPUTER INC.											SIZE D	DRAWING NUMBER 051-6442	REV. B		
											SCALE NONE	SHT 39	OF 44		
8		7		6		5		4		3		2		1	

[illegible]

8		7		6		5		4		3		2		1	
D	R110 RES	907	R279 RES	3407	R447 RES	3001	R615 RES	21A4	R1399 RES	1308	Z77 MYOHOLE	404	D		
	R111 RES	907	R280 RES	10A3	R448 RES	3006	R616 RES	804	R1402 RES	1401	Z78 MYOHOLE	404			
	R112 RES	14A7	R281 RES	2006	R449 RES	3006	R617 RES	801	R1600 RES	1603	Z714 MYOHOLE	403			
	R113 RES	1504	R282 RES	2088	R450 RES	3008	R618 RES	2206	R1601 RES	1602	Z718 HOLE_VIA	484			
	R114 RES	1504	R283 RES	2302	R451 RES	3008	R619 RES	2302	R1602 RES	1602	Z719 HOLE_VIA	484			
	R115 RES	1988	R284 RES	2088	R452 RES	33B2	R620 RES	21A3	R1603 RES	1601	Z720 HOLE_VIA	484			
	R116 RES	982	R285 RES	3203	R453 RES	3302	R622 RES	25A5	R1605 RES	19A3	Z721 HOLE_VIA	484			
	R117 RES	987	R286 RES	3203	R454 RES	32A4	R623 RES	21A4	R1606 RES	3508	Z722 HOLE_VIA	484			
	R118 RES	987	R287 RES	2788	R455 RES	3186	R624 RES	808	R1607 RES	3508	Z723 HOLE_VIA	484			
	R119 RES	907	R288 RES	2707	R456 RES	2888	R625 RES	2707	R1900 RES	1984	Z724 HOLE_VIA	484			
	R120 RES	906	R289 RES	2784	R457 RES	3187	R626 RES	25B5	R1901 RES	1984	Z725 HOLE_VIA	484			
	R121 RES	907	R290 RES	2782	R458 RES	3184	R627 RES	683	R2000 RES	2007	Z726 HOLE_VIA	484			
	R122 RES	9A5	R291 RES	3107	R459 RES	2305	R628 RES	887	R2001 RES	2007	Z727 HOLE_VIA	484			
	R123 RES	1504	R292 RES	3107	R460 RES	2807	R629 RES	25B5	R2002 RES	2008	Z728 HOLE_VIA	4A4			
	R124 RES	2683	R293 RES	3107	R461 RES	2805	R630 RES	25A5	R2003 RES	2007	Z729 HOLE_VIA	4A4			
	R125 RES	13A1	R294 RES	33A4	R462 RES	2805	R631 RES	2108	R2004 RES	2008	Z730 HOLE_VIA	4A4			
	R126 RES	1308	R295 RES	33A4	R463 RES	2807	R632 RES	2108	R2200 RES	22A3	Z731 HOLE_VIA	4A4			
	R127 RES	2104	R296 RES	3307	R464 RES	3187	R633 RES	2108	R2500 RES	2501	Z732 HOLE_VIA	4A4			
	R128 RES	19A8	R297 RES	2784	R465 RES	3184	R634 RES	19A2	R2501 RES	2501	Z733 HOLE_VIA	4A4			
	R129 RES	981	R298 RES	2784	R466 RES	3187	R635 RES	19A3	R01 RPAK4P	15A8 1588	Z734 HOLE_VIA	484			
C	R130 RES	982	R299 RES	1804	R467 RES	3188	R636 RES	887	R02 RPAK4P	2403 2403	Z735 HOLE_VIA	484			
	R131 RES	986	R300 RES	3106	R468 RES	2301	R637 RES	2385	R03 RPAK4P	2483 2403	Z736 HOLE_VIA	484			
	R132 RES	907	R301 RES	3108	R469 RES	2301	R638 RES	25A5	R04 RPAK4P	2483 2403	Z737 HOLE_VIA	484			
	R133 RES	906	R302 RES	33A4	R470 RES	2301	R639 RES	682	R05 RPAK4P	2483 2403	Z738 HOLE_VIA	484			
	R134 RES	907	R303 RES	3307	R471 RES	28A4	R640 RES	681	R06 RPAK4P	15A8 1588 1508	Z739 HOLE_VIA	484			
	R135 RES	13B5	R304 RES	3206	R472 RES	2886	R641 RES	808	R07 RPAK4P	15A8 1508 1501	Z740 HOLE_VIA	484			
	R136 RES	19A8	R305 RES	2784	R473 RES	3108	R642 RES	2385	R08 RPAK4P	1582	Z741 HOLE_VIA	484			
	R137 RES	981	R306 RES	3486	R474 RES	3187	R643 RES	2385	R09 RPAK4P	2403	Z742 HOLE_VIA	484			
	R138 RES	987	R307 RES	2782	R475 RES	3186	R644 RES	6A2	R10 RPAK4P	2407 2408 2408	Z743 HOLE_VIA	484			
	R139 RES	907	R308 RES	3108	R476 RES	3187	R645 RES	888	R11 RPAK4P	581 501	Z744 HOLE_VIA	4A4			
	R140 RES	1305	R309 RES	3108	R477 RES	3001	R646 RES	888	R12 RPAK4P	2487 2488	Z745 HOLE_VIA	4A4			
	R141 RES	1308	R310 RES	3486	R478 RES	3008	R647 RES	19A4	R13 RPAK4P	1401	Z746 HOLE_VIA	4A4			
	R142 RES	2084	R311 RES	2787	R479 RES	3083	R648 RES	19A4	R14 RPAK4P	2407 2407 2408	Z747 HOLE_VIA	4A4			
	R143 RES	2583	R312 RES	10C3	R480 RES	3001	R649 RES	6A3	R15 RPAK4P	1484 1484 1485 1485	Z748 HOLE_VIA	483			
	R144 RES	10A7	R313 RES	22A6	R481 RES	3008	R650 RES	28A6	R16 RPAK4P	14A4 1484 1485 1485	Z749 HOLE_VIA	483			
	R145 RES	13B1	R314 RES	3206	R482 RES	2807	R651 RES	3107	R17 RPAK4P	1401 1401	Z750 HOLE_VIA	483			
	R146 RES	1308	R315 RES	2784	R483 RES	2808	R652 RES	34B2	R18 RPAK4P	13A7 1387	Z751 HOLE_VIA	483			
	R147 RES	13B1	R316 RES	3107	R484 RES	2807	R653 RES	2906	R19 RPAK4P	13A7 1387	Z752 HOLE_VIA	483			
	R148 RES	13B1	R317 RES	3406	R485 RES	2807	R654 RES	2907	R20 RPAK4P	1301 1301	Z753 HOLE_VIA	483			
	R149 RES	2104	R318 RES	3486	R486 RES	31A7	R655 RES	2906	R21 RPAK4P	13B1 1301	Z754 HOLE_VIA	483			
B	R150 RES	2084	R319 RES	3407	R487 RES	31A5	R656 RES	2907	R22 RPAK4P	902 902 902	Z755 HOLE_VIA	483			
	R151 RES	9A4	R320 RES	22A6	R488 RES	3187	R657 RES	3101	R23 RPAK4P	13B1 1301	Z756 HOLE_VIA	483			
	R152 RES	9A6	R321 RES	3205	R489 RES	3087	R658 RES	2404	R24 RPAK4P	902 902 902	Z757 HOLE_VIA	4A3			
	R153 RES	10A7	R322 RES	3206	R490 RES	3008	R659 RES	28A7	R25 RPAK4P	902 902 902 15A8	Z758 HOLE_VIA	4A3			
	R154 RES	10A6	R323 RES	2784	R491 RES	3087	R660 RES	3101	R26 RPAK4P	1084 1085 1085	Z759 HOLE_VIA	4A3			
	R155 RES	1988	R324 RES	30A3	R492 RES	3007	R661 RES	18B4	R27 RPAK4P	10A4 10A5 10A5	Z760 HOLE_VIA	4A3			
	R156 RES	2104	R325 RES	2503	R493 RES	2303	R662 RES	1808	R28 RPAK4P	15A8 1588 1508 1508	Z761 HOLE_VIA	4A3			
	R157 RES	2001	R326 RES	2783	R494 RES	33A8	R663 RES	3106	R29 RPAK4P	10A4 1084 1085	Z762 HOLE_VIA	483			
	R158 RES	2001	R327 RES	2784	R495 RES	2303	R664 RES	2486	R30 RPAK4P	10A4 10A5 1084 1085	Z763 HOLE_VIA	483			
	R159 RES	2186	R328 RES	2782	R496 RES	3081	R665 RES	3106	R31 RPAK4P	1004 1004 1005 1005	Z764 HOLE_VIA	483			
	R160 RES	21A8	R329 RES	3406	R497 RES	3081	R666 RES	2884	R32 RPAK4P	1004 1004 1005 1005	Z765 HOLE_VIA	483			
	R161 RES	9A4	R330 RES	3407	R498 RES	2402	R667 RES	2884	R33 RPAK4P	1004 1004 1005 1005	Z766 HOLE_VIA	483			
	R162 RES	9A4	R331 RES	2707	R499 RES	2402	R668 RES	2903	R34 RPAK4P	1004 1004 1005 1005	Z767 HOLE_VIA	483			
	R163 RES	13A5	R332 RES	31A5	R500 RES	22A5	R669 RES	1508	R35 RPAK4P	22A5	Z768 HOLE_VIA	483			
	R164 RES	2104	R333 RES	2086	R501 RES	2307	R670 RES	1808	R36 RPAK4P	2888	Z769 HOLE_VIA	483			
	R165 RES	2104	R334 RES	2485	R502 RES	24A4	R671 RES	2203	R37 RPAK4P	2688	Z770 HOLE_VIA	483			
	R166 RES	2104	R335 RES	2403	R503 RES	24A3	R672 RES	24A3	R38 RPAK4P	2688	Z771 HOLE_VIA	483			
	R167 RES	2004	R336 RES	3107	R504 RES	1501	R673 RES	28A4	R39 RPAK4P	26A7	Z772 HOLE_VIA	4A3			
	R168 RES	9A4	R337 RES	3484	R505 RES	704	R674 RES	28A3	R40 RPAK4P	1588 1501 1501	Z773 HOLE_VIA	4A3			
	R169 RES	13A1	R338 RES	3408	R506 RES	704	R675 RES	18A7	R41 RPAK4P	1508	Z774 HOLE_VIA	4A3			
R170 RES	1304	R339 RES	2006	R507 RES	704	R676 RES	1807	R42 RPAK4P	1588 1508 1501	Z775 HOLE_VIA	4A3				
R171 RES	2184	R340 RES	2007	R508 RES	704	R677 RES	3104	R43 RPAK4P	2407 2408 2408	Z776 HOLE_VIA	4A3				
R172 RES	2184	R341 RES	3206	R509 RES	7A6	R678 RES	3104	R44 RPAK4P	2407 2408 2407	Z777 HOLE_VIA	4A3				
R173 RES	1982	R342 RES	27A7	R510											